PAR= 0.4-Limit =

w = 0.9 F=0.85 with TSMC 0.35 μm technology parameters. 0.9 100

??

??

ISBN: 978-988-19253-1-2

ISSN: 2078-0958 (Print); ISSN: 2078-0966 (Online)

WCECS 2013

Proceedings of the World Congress on Engineering and Computer Science 2013 Vol II WCECS 2013, 23-25 October, 2013, San Francisco, USA

10

Gain (dB)10101010

Frequency (Hz)10101010Fig. 2. Gain of EA based CMOS Differential Amplifier designs

10

Phase (deg)10101010

Frequency (Hz)10101010Fig. 3. Phase margin of EA based CMOS Differential Amplifier designs

PSRR (dB)10

10101010

Frequency (Hz)10101010Fig. 4. PSRR of EA based CMOS Differential Amplifier designs

ISBN: 978-988-19253-1-2 ISSN: 2078-0958 (Print); ISSN: 2078-0966 (Online)WCECS 2013

Proceedings of the World Congress on Engineering and Computer Science 2013 Vol II WCECS 2013, 23-25 October, 2013, San Francisco, USA

TABLE III. COMPARISON OF PREVIOUS METHODS WITH DE AND HS BY MEANS OF DESIGN CRITERIA

Design Criteria Slew Rate (V/μs) Power Dissipation (μW) Phase Margin (o) Cut-off Frequency (KHz) Gain (dB) Vicmin (V) Vicmax (V) CMRR (dB) PSRR+ (dB)

Specifications

PSO [3] SPICE)

HS (SPICE) DE (SPICE)

ABC (SPICE)

? 10 ? 2000

>45

?100

> 40

?-1.25 ?1.25

> 40 >40

PSRR-

MOS Area (x10-10 m2

V. CONCLUSION

In this work, particular specifications for a specified topology of a differential amplifier are aimed to be met by adjusting design variables such as device sizes and bias currents by DE, HS and ABC methods. Design equations are utilized for cost function of EA methods, considering that numerous conflicting design criteria are of concern. Resulting design variables are utilized for redesign in SPICE simulator in order to validate the exact values of design specifications obtained with EA methods. Simulation results proved that DE, HS and ABC based design not only meets all design specifications but also minimizes total MOS area with respect to the previous methods. While minimum occupied MOS transistor area is obtained with HS. DE is superior in computation time and also improved ICMR and cut-off frequency with respect to others. ABC provides better performances in terms of gain and power dissipation than other EA methods. As further work, these methods would be investigated in mixed signal circuit optimization.

REFERENCE

[1] A. Burmen, J. Puhan, T. Tuma, “Robust design and

optimization of operating amplifiers” Industrial Technology, 2003 IEEE International Conference on, Vol.2,pp: 745 - 750, 2003

[2] S. Kudikala, S.L.Sabat, S.K.Ugdata, “Performance Study of

Harmony Search Algorithm for Analog Circuit Sizing”, IEEE Int. Symp. On Electronic System Design, 2011, pp.12-17

[3] R.A. Vural, T. Yildirim, “Analog Circuit Sizing via Swarm

Intelligence”, AEU International Journal of Electronics and Communications, vol.66, issue. 9, pp.732-740, 2012.

[4] E. Tlelo-Cuautle, I. Guerra-Gomez, M.A. Duarte-Villasenor,

Luis G. de la Fraga, G. Flores-Becerra, G. Reyes-Salgado, C.A. Reyes-Garcia and G. Rodriguez-Gomez, Applications of Evolutionary Algorithms in the Design Automation of Analog Integrated Circuits, Journal of Applied Sciences, Vol: 10 (17) pp:1859-1872, 2010

[5] R. Vural, T. Yildirim, “Swarm Intelligence Based Sizing

Methodology for CMOS Operational Amplifier”, Proc. of 12th

IEEE Symp. on Computational Intelligence and Informatics, 2011, pp.525-528.

[6] T. Kaya, M.C. Ince, “The Design of Analog Active Filter with

Different Component Value using Genetic Algorithm”, International Journal of Computer Applications, Vol 45, No.8, May 2012

[7] J. Olensek, A. Bürmen, J. Puhan, T. Tuma, “A new

Optimization Algorithm for the Design of Integrated Circuits” EUROCON, 2007. The International Conference on “Computer as a Tool”, pp: 674 – 680 Sept. 2007

[8] A.M. Anile et. al. “Comparison among evolutionary algorithms

and classical optimization methods for circuit design problems”, Proc. of IEEE Cong. on Evolutionary Computation, pp. 765–772, 2005.

[9] M.B. Fallapour, K.D. Hemmati, A. Pourmohammad,

“Optimization of a LNA Using Genetic Algorithm”, Electrical and Electronics Engineering, 2(2), pp:38-42, 2012

[10] P.P. Kumar, K. Duraiswamy and A.J. Anand, “An optimized

device sizing of analog circuits using genetic algorithm”, European Journal of Scientific Research, vol.69, pp. 441-448, 2012.

[11] M. Gendreau, J.Y. Potvin, Handbook of Metaheuristics,

International Series in Operations Research and Management Science, Springer, 2010.

[12] R. Storn, K. Price, “Differential Eevolution: A simple and

Efficient Adaptive Scheme for Global Optimization over Continuous Spaces”, Journal of Global Optimization, vol. 11, 1997, pp. 341-359.

[13] Z.W.Geem, J. H. Kim, G. V. Loganathan, “A new heuristic

optimization algorithm: harmony search,” Simulation, vol. 76, no. 2, pp.60-68, 2001.

[14] D. Karaboga, “An Idea Based On Honey Bee Swarm For

Numerical Optimization”, Dept. of Computer Engineering, Engineering Faculty, Erciyes University, Technical Report-TR06, 2005.

[15] P. Allen and D. Holberg, CMOS Analog Circuit Design, 2nd

ed., Oxford University Press, New York, 2002.

[16] R.A. Vural, “Particle Swarm Optimization for Electronic

Circuit Design Automation”, Dept. of Electronics and Comm. Eng., Graduate School of Natural and App. Sciences, Yildiz Technical University, Istanbul, 2011

ISBN: 978-988-19253-1-2

ISSN: 2078-0958 (Print); ISSN: 2078-0966 (Online)

WCECS 2013